

FORM PTO-892	U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE	Serial No.	GROUP ART UNIT	ATTACHMENT TO PAPER NUMBER	23
<b>NOTICE OF REFERENCES CITED</b>		06/848,017	<b>2152</b>		
APPLICANT(S)  Hyatt					

**OTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, Etc.)**

A	Beelitz et al. "System architecture for large-scale integration", 1967, pages 185-200, By RCA Laboratories, Princeton, New Jersey.
B	Hyatt, "Universal Control Logic for Photoelectric Punched Tape Readers Part I – Functional Description", 1968, pages 56-57 and 59, Computer Design.
C	Hyatt, "Universal Control Logic for Photoelectric Punched Tape Readers Part II – Sequential Logical Design", 1968, pages 68-75, Computer Design.
D	Hughes et al. "L.S.I. in telephone exchange peripheral units", 1969, pages 33-34, IEEE.
E	"MOS: the thrust is economy, complexity and volume. TI has the capability-across the board", 1971, page 34, Electronic Design.
F	" 'CPU on a Chip' Goes Public", 1971, page 17, EDN.
G	Intel, "4-bit Central Processor Unit", 10/1/1970, pages 1-2, Intel.
H	"Central processor made on single MOS chip", 1970, page 30, Electronic Design 22.
I	Atley, "LSI poses dilemma", 1970, pages 44-52, Electronic Design 3.
J	Intel, "4004 SINGLE CHIP 4-BIT P-CHANNEL MICROPROCESSOR", undated. Pages 8-15 to 8-23, Intel.
K	Vadasz, "Desk Calculator Chips for ETI", 04/22/1970, pages 1-9, Intel.
L	Noyce et al. "Provisional Agreement", 04/28/1969, pages 1-3, Intel.
M	Kashiwazaki, "Invoice Letter of Sale", June, 20, 1970. pages 1-3.

EXAMINER Robert B. Harrell	09/28/2001	
* A copy of this reference is not being furnished with this office action. See Manual of Patent Examining Procedure, section 707.05(a).)		

Form 892BMR2107